

REMARKS

Claims 3, 5, and 9 have been amended to avoid the multiple dependent claim surcharge. Claims 40-44 presented herein correspond to the dependencies eliminated from the amended claims.


The Commissioner is hereby authorized to charge to Deposit Account No. 50-1165 any fees that may be required by this paper and to credit any overpayment to that Account.

Respectfully submitted,

MWS:sjk

Miles & Stockbridge P.C.  
1751 Pinnacle Drive, Suite 500  
McLean, Virginia 22102-3833  
(703) 610-8652

By:

  
Mitchell W. Shapiro  
Reg. No. 31,568

February 25, 2002

MARKED-UP VERSION OF THE CLAIMS:

1           3. (Amended) The microcomputer according to claim 1 [or  
2 2], further including second register means (FKEY) readable  
3 and writable by said CPU, and  
4           wherein said non-volatile memory sets the setting of a  
5 second set value to said second register means as a necessary  
6 condition for enabling erase and programming operations, and  
7           said CPU sets a value other than the second set value to  
8 said second register means upon said branch and sets the  
9 second set value to said second register means for each return  
10 from the branch.

1           5. (Amended) The microcomputer according to claim 1 [or  
2 2], further including an interrupt control circuit for  
3 inputting an interrupt request signal therein, and performing  
4 arbitration of interrupt requests which compete with one  
5 another, and an interrupt priority level-based interrupt mask  
6 process to thereby output an interrupt signal to said CPU, and

7            wherein said CPU causes said interrupt control circuit to  
8    carry out a setting for masking an interrupt lower in  
9    interrupt priority level than a non-maskable interrupt.

1            9. (Amended) The microcomputer according to claim 7 [or  
2    8], further including a RAM disposed in an address space of  
3    said CPU, and

4            wherein said non-volatile memory has a transfer control  
5    program for transferring the erase and program control program  
6    to said RAM, and said CPU sets parameters for said another  
7    process to the erase and program control program transferred  
8    to said RAM, based on the set value of the first register  
9    means and thereby executes the erase and program control  
10   program.